


[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

 Search: [The ACM Digital Library](#) [The Guide](#)

+vliw +spill



THE ACM DIGITAL LIBRARY


[Feedback](#) [Report a problem](#) [Satisfaction survey](#)
Terms used **vliw spill**Found **282** of **178,880**

Sort results by

relevance

[Save results to a Binder](#)

Display results

expanded form

[Search Tips](#)☐ Open results in a new windowTry an [Advanced Search](#)Try this search in [The ACM Guide](#)

Results 1 - 20 of 200

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

Relevance scale ☐ ☐ ☐ ☐ ☐

### 1 [Modulo scheduling: Modulo scheduling with integrated register spilling for clustered VLIW architectures](#)

Javier Zalamea, Josep Llosa, Eduard Ayguadé, Mateo Valero

December 2001 **Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture****Publisher:** IEEE Computer Society

Full text available:

pdf(1.09 MB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#)[Publisher Site](#)

Clustering is a technique to decentralize the design of future wide issue VLIW cores and enable them to meet the technology constraints in terms of cycle time, area and power dissipation. In a clustered design, registers and functional units are grouped in clusters so that new instructions are needed to move data between them. New aggressive instruction scheduling techniques are required to minimize the negative effect of resource clustering and delays in moving data around. In this paper we pres ...

### 2 [Two-level hierarchical register file organization for VLIW processors](#)



Javier Zalamea, Josep Llosa, Eduard Ayguadé, Mateo Valero

December 2000 **Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture****Publisher:** ACM Press

Full text available: pdf(154.90 KB)

ps(843.85 KB)

Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#) [Publisher Site](#)

### 3 [Compilation: Cluster assignment of global values for clustered VLIW processors](#)



Andrei Terechko, Erwan Le Thénaff, Henk Corporaal

October 2003 **Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems****Publisher:** ACM PressFull text available: pdf(330.94 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

In this paper high-level language (HLL) variables that are alive in a whole HLL function, across multiple scheduling units, are termed as global values. Due to their long live ranges and, hence, large impact on the schedule, the global values require different compiler optimizations than local values, which span across only one scheduling unit. The



Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "( ( vliw&lt;in&gt;metadata ) &lt;and&gt; ( spill&lt;in&gt;metadata ) )"

Your search matched 12 of 1365662 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail

» Search Options

[View Session History](#)
[New Search](#)

Modify Search


☐ Check to search only within this results set
Display Format: ☒ Citation ☐ Citation & Abstract


» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard


[Select All](#) [Deselect All](#)

- ☐ **Modulo scheduling with integrated register spilling for clustered VLIW architectures**  
 Zalamea, J.; Llosa, J.; Ayguade, E.; Valero, M.;  
[Microarchitecture, 2001. MICRO-34. Proceedings. 34th ACM/IEEE International Symposium on](#)  
 1-5 Dec. 2001 Page(s):160 - 169  
 Digital Object Identifier 10.1109/MICRO.2001.991115  
[AbstractPlus](#) | Full Text: [PDF\(1085 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
- ☐ **Exploiting pseudo-schedules to guide data dependence graph partitioning**  
 Aleta, A.; Codina, J.M.; Sanchez, J.; Gonzalez, A.; Kaeli, D.;  
[Parallel Architectures and Compilation Techniques, 2002. Proceedings. 2002 International Confere](#)  
 22-25 Sept. 2002 Page(s):281 - 290  
 Digital Object Identifier 10.1109/PACT.2002.1106027  
[AbstractPlus](#) | Full Text: [PDF\(337 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
- ☐ **Two-level hierarchical register file organization for VLIW processors**  
 Zalamea, J.; Llosa, J.; Ayguade, E.; Valero, M.;  
[Microarchitecture, 2000. MICRO-33. Proceedings. 33rd Annual IEEE/ACM International Symposiu](#)  
 10-13 Dec. 2000 Page(s):137 - 146  
 Digital Object Identifier 10.1109/MICRO.2000.898065  
[AbstractPlus](#) | Full Text: [PDF\(912 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
- ☐ **RS-FDRA: A register-sensitive software pipelining algorithm for embedded VLIW processor**  
 Akturan, C.; Jacome, M.F.;  
[Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on](#)  
 Volume 21, Issue 12, Dec. 2002 Page(s):1395 - 1415  
 Digital Object Identifier 10.1109/TCAD.2002.804373  
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(1081 KB\)](#) IEEE JNL  
[Rights and Permissions](#)
- ☐ **An efficient technique for exploring register file size in ASIP design**  
 Jain, M.K.; Balakrishnan, M.; Kumar, A.;  
[Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on](#)  
 Volume 23, Issue 12, Dec. 2004 Page(s):1693 - 1699  
 Digital Object Identifier 10.1109/TCAD.2004.837717


[AbstractPlus](#) | [References](#) | Full Text: [PDF\(304 KB\)](#) IEEE JNL  
[Rights and Permissions](#)

- 


**6. Hierarchical clustered register file organization for VLIW processors**  
 Zalamea, J.; Llosa, J.; Ayguade, E.; Valero, M.;  
[Parallel and Distributed Processing Symposium, 2003. Proceedings, International](#)  
 22-26 April 2003 Page(s):10 pp.  
 Digital Object Identifier 10.1109/IPDPS.2003.1213178

[AbstractPlus](#) | Full Text: [PDF\(391 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
- 


**7. RS-FDRA: a register sensitive software pipelining algorithm for embedded VLIW processors**  
 Akturan, C.; Jacome, M.F.;  
[Hardware/Software Codesign, 2001. CODES 2001. Proceedings of the Ninth International Sympos](#)  
 25-27 April 2001 Page(s):67 - 72  
 Digital Object Identifier 10.1109/HSC.2001.924653

[AbstractPlus](#) | Full Text: [PDF\(696 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
- 


**8. Widening resources: a cost-effective technique for aggressive ILP architectures**  
 Lopez, D.; Llosa, J.; Valero, M.; Ayguade, E.;  
[Microarchitecture, 1998. MICRO-31. Proceedings, 31st Annual ACM/IEEE International Symposium](#)  
 30 Nov.-2 Dec. 1998 Page(s):237 - 246  
 Digital Object Identifier 10.1109/MICRO.1998.742785

[AbstractPlus](#) | Full Text: [PDF\(72 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
- 


**9. Cache sensitive module scheduling**  
 Sanchez, F.J.; Gonzalez, A.;  
[Microarchitecture, 1997. Proceedings, Thirtieth Annual IEEE/ACM International Symposium on](#)  
 1-3 Dec. 1997 Page(s):338 - 348  
 Digital Object Identifier 10.1109/MICRO.1997.645831

[AbstractPlus](#) | Full Text: [PDF\(1052 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
- 

**10. Register aware scheduling for distributed cache clustered architecture**  
 Zhong Wang; Xiaobo Sharon Hu; Sha, E.H.-M.;  
[Design Automation Conference, 2003. Proceedings of the ASP-DAC 2003. Asia and South Pacific](#)  
 21-24 Jan. 2003 Page(s):71 - 76

[AbstractPlus](#) | Full Text: [PDF\(764 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
- 

**11. A unified modulo scheduling and register allocation technique for clustered processors**  
 Codina, J.M.; Sanchez, J.; Gonzalez, A.;  
[Parallel Architectures and Compilation Techniques, 2001. Proceedings, 2001 International Confere](#)  
 8-12 Sept. 2001 Page(s):175 - 184  
 Digital Object Identifier 10.1109/PACT.2001.953298

[AbstractPlus](#) | Full Text: [PDF\(960 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
- 

**12. Evaluating register allocation and instruction scheduling techniques in out-of-order issue p**  
 Valluri, M.G.; Govindarajan, R.;  
[Parallel Architectures and Compilation Techniques, 1999. Proceedings, 1999 International Confere](#)  
 12-16 Oct. 1999 Page(s):78 - 83  
 Digital Object Identifier 10.1109/PACT.1999.807420

[AbstractPlus](#) | Full Text: [PDF\(84 KB\)](#) IEEE CNF  
[Rights and Permissions](#)